VLSI KoreaTPU v1 accelerator architecture
First-generation inference architecture with systolic matrix arithmetic, explicit buffers, and host-directed operations.
2 sources · structured · 2 connectionsTHE CONNECTED COLLECTION
The semiconductor reference library
Architecture is a relationship, not a specification label. Follow companies, instruction sets, cores, processes, packages and source documents into the objects they explain.
Architectures
2x Zen 4 , 4x Zen 4c14004165021800828080298086308018610280286378048679A171A182A192Browse all →Process labels
0.5 µm90.6 µm10.8 µm80.13 µm40.15 µm10.18 µm320.25 or 0.35um80.25 µm850.35 µm20.75 µm11 µm141.5 µm43Browse all →Companies
Intel7,480STMicroelectronics2,117AMD1,254Freescale755Zilog649MSI634ASUS581Gigabyte449Rockwell296CMD290EVGA263National Semiconductor246Browse all →Dates and historical archive claims retain their original capture context. A process marketing name is not a measured feature dimension.
Inspect the WikiChip recovery record