Zen 2

AMD CPU microarchitecture documented in its ISSCC 2020 core presentation; cache configuration varies by implementation.

Zen2Amd microarchitectures zen 2

사양

22 SOURCE-LINKED FIELDS

Identity & fabrication
Architecture name	Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
Foundry	Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
Foundry	Published analysisChipsWiki / WikiChip contributors Scope: manufacturer 2 Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
Introduction	Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
Process	Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
Process	Published analysisChipsWiki / WikiChip contributors Scope: process 2 Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
Process	Published analysisChipsWiki / WikiChip contributors Scope: process 3 Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
Architecture core count	Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
ISA	Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
Architecture predecessor	Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
Architecture successor	Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
CPU & clock domains
CPU execution type	Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
CPU pipeline stages	Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
CPU decode width	Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
Additional specifications
Instruction-set family	Manufacturer / primary sourceAMD / ISSCC; uploaded by AMD Scope: architecture Source date: 2020
Desktop/server CCX cores	Manufacturer / primary sourceAMD / ISSCC; uploaded by AMD Scope: architecture Source date: 2020
Desktop/server L3 per CCX	Manufacturer / primary sourceAMD / ISSCC; uploaded by AMD Scope: architecture Source date: 2020
Designer	Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
Core name	Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
Core name	Published analysisChipsWiki / WikiChip contributors Scope: core name 2 Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
Core name	Published analysisChipsWiki / WikiChip contributors Scope: core name 3 Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.
Core name	Published analysisChipsWiki / WikiChip contributors Scope: core name 4 Source date: 2022-10-10 Source-reported parameter; source revision 2022-10-10. Not an independent measurement.

THE VISUAL EVIDENCE

시각 자료

0 개의 확인된 출처

이 칩의 근거를 더해 주세요.

이 기록의 신뢰할 수 있는 공개 시각 자료는 아직 확인하지 못했습니다. 다이 사진·패키지 이미지·논문·제조사 도해를 제안할 수 있습니다.

근거가 있는 연결

72 SOURCE-LINKED RELATIONSHIPS

구현된 제품AMD Zen 2 CCDsilicon design

Slide 2 identifies the CCD and Zen 2 cores.

AMD / ISSCC; uploaded by AMD · 근거

구현된 제품AMD Ryzen 5 3600sku

Third-generation Ryzen Zen 2 family description and Ryzen 5 3600 row in product table.

AMD · 근거

출처에 명시된 기업AMDcompany

Organization identified in the cited documentation; this edge does not imply foundry or packaging responsibility.

AMD / ISSCC; uploaded by AMD · 근거

연결된 기록 · implements architectureEPYC 7232Psku