DEVICE

IBM 45-nm SOI CMOS technology

This IEDM 2006 implementation combines SOI CMOS, enhanced strain, immersion lithography and porous low-k back-end dielectrics. IBM reports functional 0.37 µm² SRAM cells and PFET/NFET saturation drive currents of 840/1240 µA per µm at 1.0 V. These are process demonstration results; the nominal 45 nm label is not a measurement of every transistor dimension.

operating Family
SOI CMOS
substrate
silicon-on-insulator
integration
CMOS process with functional SRAM and porous low-k BEOL
application
high-performance CMOS
research Commercial
conference process demonstration
Connectivity & devices
Device family
Manufacturer / primary sourceIBM Research

Scope: process-variant

Source date: 2006-12-01

Additional specifications
Substrate
Manufacturer / primary sourceIBM Research

Scope: process-variant

Source date: 2006-12-01

Application
Manufacturer / primary sourceIBM Research

Scope: process-variant

Source date: 2006-12-01

Ground-rule technology
Manufacturer / primary sourceIBM Research

Scope: process-variant

Source date: 2006-12-01

Supply voltage for reported Idsat
Manufacturer / primary sourceIBM Research

Scope: process-variant

Source date: 2006-12-01

PFET saturation drive current
Manufacturer / primary sourceIBM Research

Scope: process-variant

Conditions: VDD=1.0 V; 45 nm ground-rule technology

Source date: 2006-12-01

NFET saturation drive current
Manufacturer / primary sourceIBM Research

Scope: process-variant

Conditions: VDD=1.0 V; 45 nm ground-rule technology

Source date: 2006-12-01

Functional SRAM cell area
Manufacturer / primary sourceIBM Research

Scope: process-variant

Source date: 2006-12-01

Help document this silicon.

We have not yet identified a reliable public visual source for this record. Suggest a die photograph, package image, paper or manufacturer diagram.

Sources and historical context