Workload and traffic model
Build a traffic matrix across the documented CPU, graphics, AI and I/O engines. Model concurrent bursts, locality and worst-case response time at shared memory before choosing arbitration or buffering.
MEDIATEK / SILICON DESIGN
All-big-core flagship with Cortex-X4/A720 CPU, Immortalis-G720 and seventh-generation APU.
Original source · Retrieved 2026-09-09
Chipwise / NanoPhysics · photographer · Included in this image
Image courtesy of Chipwise · Used with permission. Link the original Chipwise source page and retain its markings and credits. Permission reported by the Museum operator on 2026-09-09. Display resizing and format conversion only; no removal of annotations or watermarks. No onward redistribution or comparison-export licence is granted by the Museum.
MediaTek Dimensity 9300. See source caption; no chip layer inferred beyond source evidence
Source photography; preparation and visible markings are preserved. This photograph supplies no independently verified geometric measurements.
| Identity & fabrication | |
|---|---|
| Year | Manufacturer / primary sourceMediaTek Scope: silicon-die Source date: 2023-11-06 Year identifies first public introduction where a dated launch is available; see record notes for exceptions. |
| Process | Manufacturer / primary sourceMediaTek Scope: silicon-die |
| Foundry | Manufacturer / primary sourceMediaTek Scope: silicon-die |
| CPU & clock domains | |
| CPU | Manufacturer / primary sourceMediaTek Scope: silicon-die |
| CPU design | Manufacturer / primary sourceMediaTek Scope: silicon-die |
| Graphics | |
| GPU | Manufacturer / primary sourceMediaTek Scope: silicon-die |
| AI & security | |
| AI | Manufacturer / primary sourceMediaTek Scope: silicon-die |
| Memory & interfaces | |
| Memory | Manufacturer / primary sourceMediaTek Scope: silicon-die |
| Storage | Manufacturer / primary sourceMediaTek Scope: silicon-die |
| Packaging, power & physical analysis | |
| Reported die width | Published analysisKurnal Insights Scope: silicon-die Source date: 2026-05-19 Original analyst catalog value. Public entry gives dimensions but does not document calibration, die boundary convention, specimen provenance or uncertainty. |
| Reported die height | Published analysisKurnal Insights Scope: silicon-die Source date: 2026-05-19 Original analyst catalog value. Public entry gives dimensions but does not document calibration, die boundary convention, specimen provenance or uncertainty. |
| Reported die area | Published analysisKurnal Insights Scope: silicon-die Source date: 2026-05-19 Original analyst catalog value. Public entry gives dimensions but does not document calibration, die boundary convention, specimen provenance or uncertainty. |
| Verified die geometry | UnconfirmedMediaTek Scope: silicon-die Source date: 2023-11-06 No source meeting calibrated geometry requirements accepted in this scout pass. Reported measurements, if present, remain separately labeled. |
Start with documented specifications, then use the study prompts below. The prompts are engineering guidance, not a claim about this product’s private RTL or physical implementation.
Build a traffic matrix across the documented CPU, graphics, AI and I/O engines. Model concurrent bursts, locality and worst-case response time at shared memory before choosing arbitration or buffering.
Choose a representative producer/consumer path and specify acceptance, ordering, backpressure, outstanding capacity and reset recovery. Turn these contracts into assertions and test scenarios before optimizing the datapath.
Obtain macro abstracts, pin maps, timing libraries and activity-based power estimates. Explore macro proximity, routing channels and power-grid reachability together. An annotated die photograph can suggest study questions, but cannot supply a netlist, PDK or signoff constraints.
All-big-core flagship with Cortex-X4/A720 CPU, Immortalis-G720 and seventh-generation APU.
This record has identification and source evidence. A deeper architectural article has not yet been written. Visible patterns alone do not establish block functions, capacity or an internal protocol.
Product-series membership; does not assert shared masks or identical silicon.
MediaTek · EvidenceMediaTek names Dimensity 9300 as previous-generation flagship.
MediaTek · EvidenceDie photographs shared by their authors on X. Open a post to explore its images and discussion.
MediaTek Dimensity 9300 (MT6989) Dieshot Layout
Chipwise / NanoPhysics
MediaTek Dimensity 9300. See source caption; no chip layer inferred beyond source evidence
View original die photoAccess to a source does not grant permission to reproduce its images.
Chipwise / NanoPhysics
MediaTek Dimensity 9300. See source caption; no chip layer inferred beyond source evidence
View original die photoAccess to a source does not grant permission to reproduce its images.
Dimensity 9300 ↗ · MediaTek
MediaTek Dimensity 9300 infographic ↗ · MediaTek
Kurnal die catalog: MediaTek Dimensity 9300 ↗ · Kurnal Insights
MediaTek Dimensity 9300 ↗ · MediaTek
MediaTek Dimensity 9300 — Chipwise image source ↗ · Chipwise / NanoPhysics