VLSI MUSEUM / ENGINEERING RECORD2026
OpenAIOpenAI custom silicon

silicon design

시각 자료는 원 출처에서.

아래 기술 근거와 함께 외부 사진과 문서를 살펴보세요.

시각 자료 살펴보기
SILICON DESIGN / 2026

OpenAI Jalapeño

An OpenAI-designed inference accelerator announced with engineering samples in lab use. Broadcom provides implementation and networking; Celestica contributes system integration.

OpenAIAI accelerator

관련 기술 탐색

Design owner
Manufacturer / primary sourceOpenAI

Scope: silicon-die

Source date: 2026-06-24

Implementation and networking partner
Manufacturer / primary sourceOpenAI

Scope: silicon-die

Source date: 2026-06-24

Board, rack and system integration
Manufacturer / primary sourceOpenAI

Scope: silicon-die

Source date: 2026-06-24

Disclosed status
Manufacturer / primary sourceOpenAI

Scope: silicon-die

Source date: 2026-06-24

Deployment plan
Manufacturer / primary sourceOpenAI

Scope: silicon-die

Source date: 2026-06-24

Disclosed internal topology
UnconfirmedOpenAI

Scope: silicon-die

Source date: 2026-06-24

아래의 추가 시각 자료는 게시자의 사이트에서 열립니다.

Event photograph (not a die photograph)외부 출처 ↗

OpenAI Jalapeño

OpenAI

1차 출처

Official event/announcement hero image, not a verified die or package photograph. No image bytes are stored or displayed. Photograph rights and any annotation, crop, measurement or written analysis must be resolved separately.

자동 검사가 차단되었습니다. 브라우저에서는 열릴 수 있습니다.

원본 시각 자료 보기
권리 · 출처 · 링크 이력
Rights status
UNKNOWN
Licence
재사용 허가 확인 안 됨
Local hosting / thumbnails / hotlinking
Not enabled / Not enabled / Not enabled
Attribution
Not recorded
Identity / confidence
matched / medium
Evidence reviewed
2026-09-06
Link checked
2026-09-07 · blocked · HTTP 403

원문 열람 가능 여부와 이미지 재사용 권한은 별개입니다.

표면 아래의 이야기.

The announcement describes reducing data movement and balancing compute, memory and networking for language-model inference. It does not disclose the on-chip fabric, memory capacity, process, die area or physical floorplan.

CURATOR INTERPRETATIONThe architectural question is how weights and intermediate state reach compute resources at useful utilization. The published system goal supports this question; it supplies neither a wiring diagram nor reproducible bandwidth measurements. Performance claims remain vendor claims pending a detailed report.