VLSI Korea
⌘ K
Explore/device

DEVICE

Complementary FET research structure

imec describes CFET as stacked nMOS and pMOS with monolithic and sequential integration schemes under research.

CFETcomplementary FET
polarity
nMOS · pMOS
integration
vertical-stack · monolithic · sequential
application
logic

Specifications

2 SOURCE-LINKED FIELDS
Complementary stack
Manufacturer / primary sourceimec

Scope: research-implementation

Source date: 2022-06-16

Integration schemes
Manufacturer / primary sourceimec

Scope: research-implementation

Source date: 2022-06-16

THE VISUAL EVIDENCE

Visual sources

0 DOCUMENTED SOURCES

Help document this silicon.

We have not yet identified a reliable public visual source for this record. Suggest a die photograph, package image, paper or manufacturer diagram.

Sources and historical context

Imec puts complementary FET (CFET) on the logic technology roadmap

imec · official-disclosure · source linked