VLSI MUSEUM / ENGINEERING RECORD2018

Intel14 nm

sku

The engineering record starts here.

We have not yet identified a reliable public die photograph for this record. Its identity and documented evidence remain open to explore.

SKU / 2018

Intel Xeon E-2136

CPU SKU · Xeon E 2100

IntelCPUCoffee Lake

Research connections

CompanyIntel ↗SeriesXeon E 2100 ↗ArchitectureCoffee Lake ↗Process14 nm ↗SocketLGA 1151 ↗

WikiChip archive references

Matched archive addresses are research leads. Capture metadata alone does not verify a specification; field-level evidence is listed below.

intel/xeon e/e-2136 · 2019-08-25 ↗

Specifications

57 SOURCE-LINKED FIELDS

Identity & fabrication
Record scope	Published analysisBuildCores community Scope: product-model
Part numbers	Published analysisBuildCores community Scope: product-model
Release year	Published analysisBuildCores community Scope: product-model
Series	Published analysisBuildCores community Scope: product-model
Architecture	Published analysisBuildCores community Matching source values (1) Coffee Lake · ChipsWiki / WikiChip contributors Intel/xeon e/e-2136 · revision 10099 · {{chip}} / microarch · Shared upstream; not independent confirmation. Scope: product-model
Process	Published analysisBuildCores community Matching source values (1) 14 nm · ChipsWiki / WikiChip contributors Intel/xeon e/e-2136 · revision 10099 · {{chip}} / process · Shared upstream; not independent confirmation. Scope: product-model Source process label; mixed chiplet processes and marketing names retained.
Model name	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Foundry	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Model number	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Part number	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Market	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Announcement date	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Release date	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
ISA	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Stepping	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Process technology	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
CPU & clock domains
Core family	Published analysisBuildCores community Scope: product-model
Cores	Published analysisBuildCores community Matching source values (1) 6 · ChipsWiki / WikiChip contributors Intel/xeon e/e-2136 · revision 10099 · {{chip}} / core count · Shared upstream; not independent confirmation. Scope: product-model
Threads	Published analysisBuildCores community Matching source values (1) 12 · ChipsWiki / WikiChip contributors Intel/xeon e/e-2136 · revision 10099 · {{chip}} / thread count · Shared upstream; not independent confirmation. Scope: product-model
Base clock	Published analysisBuildCores community Matching source values (1) 3300 MHz · ChipsWiki / WikiChip contributors Intel/xeon e/e-2136 · revision 10099 · {{chip}} / frequency · Shared upstream; not independent confirmation. Scope: product-model
Boost clock	Published analysisBuildCores community Matching source values (1) 4500 MHz · ChipsWiki / WikiChip contributors Intel/xeon e/e-2136 · revision 10099 · {{chip}} / turbo frequency1 · Shared upstream; not independent confirmation. Scope: product-model
CPU family ID	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
CPU model ID	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
CPU word size	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Cache hierarchy
L2 cache	Published analysisBuildCores community Scope: product-model
L3 cache	Published analysisBuildCores community Scope: product-model
L1 cache	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
L1 instruction cache	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
L1 instruction organization	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
L1 instruction associativity	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
L1 data cache	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
L1 data organization	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
L1 data associativity	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
L2 organization	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
L2 associativity	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
L3 organization	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
L3 associativity	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Memory & interfaces
Memory types	Published analysisBuildCores community Scope: product-model
Memory channels	Published analysisBuildCores community Matching source values (1) 2 · ChipsWiki / WikiChip contributors Intel/xeon e/e-2136 · revision 10099 · {{memory controller}} / channels · Shared upstream; not independent confirmation. Scope: product-model
Maximum memory	Published analysisBuildCores community Scope: product-model
Host interface	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Host interface links	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Host interface rate	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Memory type	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Memory ECC	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Memory controllers	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Memory bandwidth	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Packaging, power & physical analysis
Socket	Published analysisBuildCores community Scope: product-model
Listed TDP	Published analysisBuildCores community Matching source values (1) 80 W · ChipsWiki / WikiChip contributors Intel/xeon e/e-2136 · revision 10099 · {{chip}} / tdp · Shared upstream; not independent confirmation. Scope: product-model Source-listed thermal design rating; not measured workload power.
Product packaging	Published analysisBuildCores community Scope: product-model
Additional specifications
Designer	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
S-spec	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Product family	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Platform	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Chipset	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Core name	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.
Maximum CPU sockets	Published analysisChipsWiki / WikiChip contributors Scope: product-model Source date: 2019-04-25 Source-reported parameter; source revision 2019-04-25. Not an independent measurement.

THE VISUAL EVIDENCE

Visual sources

0 DOCUMENTED SOURCES

Help document this silicon.

We have not yet identified a reliable public visual source for this record. Suggest a die photograph, package image, paper or manufacturer diagram.

Record identity & scope

sku · Intel Xeon E-2136

BX80684E2136 Xeon E-2136 Intel xeon e e-2136