VLSI Korea
โŒ˜ K
์ปฌ๋ ‰์…˜/Fairchild/Fairchild 54LS20
Fairchild 54LS20์‚ฌ์ง„ ์ž์„ธํžˆ ๋ณด๊ธฐ
ZeptoBars ยทCC BY 3.0ยท Die photograph ยท Original retained in the acquisition archive. Display resized to at most 1920 pixels; responsive AVIF/WebP encodings. No crop, recoloring, annotations, or generated detail.
Origin & contributions

Original source ยท Retrieved 2026-09-06

ZeptoBars (publishing archive and CC BY licensor; individual photographer uncredited) ยท archive ยท Included in this image

Credit the photograph title and ZeptoBars; link to the original source page and CC BY 3.0; indicate modifications. No endorsement is implied.

FairchildTTL logic
SPECIMEN / DATE NOT RECORDED

Fairchild 54LS20

A dual four-input NAND-gate die.

FairchildTTL logic

๊ด€๋ จ ๊ธฐ์ˆ  ํƒ์ƒ‰

๊ธฐ์—…Fairchild โ†—์ œํ’ˆ๊ตฐTTL logic โ†—

์‚ฌ์–‘

2 SOURCE-LINKED FIELDS
Photographed specimen
Published analysisZeptoBars

Scope: physical-specimen

Photographic scope
Published analysisZeptoBars

Scope: physical-specimen

THE VISUAL EVIDENCE

์‹œ๊ฐ ์ž๋ฃŒ

1 ๊ฐœ์˜ ํ™•์ธ๋œ ์ถœ์ฒ˜
๊ฒŒ์‹œ ์ด๋ฏธ์ง€ ์ถœ์ฒ˜ ยท 1
Die photographMuseum ๊ฒŒ์‹œ

Fairchild 54LS20 โ€” Die photograph

Zeptobars ยท ZeptoBars

4,635 ร— 3,912 px๊ธฐ์ˆ  ์•„์นด์ด๋ธŒ ยท ๋ถ„์„

Exact article caption identifies Fairchild 54LS20 and its gate function.

๋งํฌ ๊ฒ€์‚ฌ ์ „

์›๋ณธ ๋‹ค์ด ์‚ฌ์ง„ ๋ณด๊ธฐ
๊ถŒ๋ฆฌ ยท ์ถœ์ฒ˜ ยท ๋งํฌ ์ด๋ ฅ
Rights status
CC LICENSED
Local hosting / thumbnails / hotlinking
Allowed / Allowed / Not enabled
Attribution
Fairchild 54LS20 โ€” ZeptoBars / CC BY 3.0
Identity / confidence
matched / high
Evidence reviewed
2026-09-06
Link checked
Not yet checked ยท unchecked
์‚ฌ์šฉ ์กฐ๊ฑด ๊ทผ๊ฑฐ โ†—

์›๋ฌธ ์—ด๋žŒ ๊ฐ€๋Šฅ ์—ฌ๋ถ€์™€ ์ด๋ฏธ์ง€ ์žฌ์‚ฌ์šฉ ๊ถŒํ•œ์€ ๋ณ„๊ฐœ์ž…๋‹ˆ๋‹ค.

๋‹ค์ด ์ƒ์„ธ ์ „์‹œ ์—ด๊ธฐ

๊ธฐ๋ก์˜ ์‹ ์›๊ณผ ๋ฒ”์œ„

specimen ยท Fairchild 54LS20

์ด ์‚ฌ์ง„์ด ๋ณด์—ฌ์ฃผ๋Š” ๊ฒƒ

Exact article caption identifies Fairchild 54LS20 and its gate function.