Collection/Espressif/Espressif ESP32

ZeptoBars ·CC BY 3.0· Die photograph · Original retained in the acquisition archive. Display resized to at most 1920 pixels; responsive AVIF/WebP encodings. No crop, recoloring, annotations, or generated detail.

Origin & contributions

Original source · Retrieved 2026-09-06

ZeptoBars (publishing archive and CC BY licensor; individual photographer uncredited) · archive · Included in this image

Credit the photograph title and ZeptoBars; link to the original source page and CC BY 3.0; indicate modifications. No endorsement is implied.

SPECIMEN / DATE NOT RECORDED

Espressif ESP32

A 40 nm Wi-Fi/Bluetooth SoC die with two LX108 CPU cores and integrated hall sensor described by the source.

EspressifWireless SoC

Research connections

CompanyEspressif ↗SeriesWireless SoC ↗

Specifications

2 SOURCE-LINKED FIELDS

Photographed specimen	Published analysisZeptoBars Scope: physical-specimen
Photographic scope	Published analysisZeptoBars Scope: physical-specimen

THE VISUAL EVIDENCE

Visual sources

1 DOCUMENTED SOURCES

Hosted image provenance · 1

Die photographHosted in Museum

Espressif ESP32 — Die photograph

Zeptobars · ZeptoBars

5,518 × 5,318 pxTechnical archive / analysis

Article identifies ESP32, its wireless role, 2×LX108 cores, 520 kB RAM and 40 nm process.

Link not yet checked

View original die photo

Rights, provenance & link history

Rights status: CC LICENSED
Licence: CC BY 3.0 ↗
Local hosting / thumbnails / hotlinking: Allowed / Allowed / Not enabled
Attribution: Espressif ESP32 — ZeptoBars / CC BY 3.0
Identity / confidence: matched / high
Evidence reviewed: 2026-09-06
Link checked: Not yet checked · unchecked

Reuse evidence ↗

Access to a source does not grant permission to reproduce its images.

Enter the full die exhibit

Record identity & scope

specimen · Espressif ESP32

What this photograph shows

Article identifies ESP32, its wireless role, 2×LX108 cores, 520 kB RAM and 40 nm process.