VLSI Korea
⌘ K
탐색/device

DEVICE

Planar MOSFET structure

이 교육용 단면 구조도는 MOSFET의 소스·드레인·게이트·절연층·기판을 표시합니다. TEM·SEM 실측 사진이 아닌 개념도이며 실제 공정 치수는 제시하지 않습니다.

MOSFETplanar transistor평면 트랜지스터
Educational MOSFET cross-section schematic showing gate, source, drain and substrate; not a micrograph or a scale drawing
Educational MOSFET cross-section schematic showing gate, source, drain and substrate; not a micrograph or a scale drawing
Brews ohare; vector by BentSm ·CC BY-SA 3.0· Device schematic (not a micrograph) · Resized and re-encoded; no content altered.
Origin & contributions

Original source · Retrieved 2026-09-07

Brews ohare; vector by BentSm · illustrator · Included in this image

Credit Brews ohare; vector by BentSm; link source and CC BY-SA 3.0. Resized and re-encoded by VLSI Museum; derivatives remain under the same ShareAlike license.

사양

1 SOURCE-LINKED FIELDS
Media interpretation
Published analysisBrews ohare; BentSm

Scope: concept

THE VISUAL EVIDENCE

시각 자료

1 개의 확인된 출처
게시 이미지 출처 · 1
Device schematic (not a micrograph)Museum 게시

Planar MOSFET structure — Device schematic (not a micrograph)

Wikimedia Commons · Brews ohare; vector by BentSm

1,378 × 878 px기술 아카이브 · 분석

educational context / reviewed specimen

링크 검사 전

원본 시각 자료 보기
권리 · 출처 · 링크 이력
Rights status
CC LICENSED
Local hosting / thumbnails / hotlinking
Allowed / Allowed / Not enabled
Attribution
Brews ohare; vector by BentSm · CC BY-SA 3.0
Identity / confidence
matched / high
Evidence reviewed
2026-09-07
Link checked
Not yet checked · unchecked
사용 조건 근거 ↗

원문 열람 가능 여부와 이미지 재사용 권한은 별개입니다.

근거가 있는 연결

2 SOURCE-LINKED RELATIONSHIPS

출처와 당시의 맥락

MOSFET structure diagram

Brews ohare; BentSm · third-party-report · primary source verified