VLSI Korea
โŒ˜ K
Collection/NVIDIA/NVIDIA H100 SXM5
VLSI MUSEUM / ENGINEERING RECORD2022
NVIDIAGPU

sku

The engineering record starts here.

We have not yet identified a reliable public die photograph for this record. Its identity and documented evidence remain open to explore.

NVIDIA
SKU / 2022

NVIDIA H100 SXM5

A specifically scoped H100 SXM5 configuration. Its enabled SM count and HBM3 capacity belong to this product configuration, rather than to every GH100 die or H100 form factor.

NVIDIAGPU

Research connections

CompanyNVIDIA โ†—

Specifications

3 SOURCE-LINKED FIELDS
Memory & interfaces
Memory capacity
Manufacturer / primary sourceNVIDIA Technical Blog

Scope: H100 SXM5 GPU configuration

Source date: 2022-03-22

Additional specifications
Enabled SM count
Manufacturer / primary sourceNVIDIA Technical Blog

Scope: H100 SXM5 GPU configuration

Source date: 2022-03-22

HBM3 stacks
Manufacturer / primary sourceNVIDIA Technical Blog

Scope: H100 SXM5 GPU configuration

Source date: 2022-03-22

THE VISUAL EVIDENCE

Visual sources

0 DOCUMENTED SOURCES

Help document this silicon.

We have not yet identified a reliable public visual source for this record. Suggest a die photograph, package image, paper or manufacturer diagram.

Follow the connections

1 SOURCE-LINKED RELATIONSHIPS

Record identity & scope

sku ยท NVIDIA H100 SXM5