MICROARCHITECTURE

Machine Learning Processor (MLP)

Arm holdings microarchitectures mlp
Identity & fabrication
Architecture name

Scope: architecture

Source date: 2020-02-07

Source-reported parameter; source revision 2020-02-07. Not an independent measurement.

Foundry

Scope: architecture

Source date: 2020-02-07

Source-reported parameter; source revision 2020-02-07. Not an independent measurement.

Foundry

Scope: manufacturer 2

Source date: 2020-02-07

Source-reported parameter; source revision 2020-02-07. Not an independent measurement.

Foundry

Scope: manufacturer 3

Source date: 2020-02-07

Source-reported parameter; source revision 2020-02-07. Not an independent measurement.

Introduction

Scope: architecture

Source date: 2020-02-07

Source-reported parameter; source revision 2020-02-07. Not an independent measurement.

Process

Scope: architecture

Source date: 2020-02-07

Source-reported parameter; source revision 2020-02-07. Not an independent measurement.

Process

Scope: process 2

Source date: 2020-02-07

Source-reported parameter; source revision 2020-02-07. Not an independent measurement.

Additional specifications
Designer

Scope: architecture

Source date: 2020-02-07

Source-reported parameter; source revision 2020-02-07. Not an independent measurement.

Help document this silicon.

We have not yet identified a reliable public visual source for this record. Suggest a die photograph, package image, paper or manufacturer diagram.

Sources and historical context

Machine Learning Processor (MLP) — ChipsWiki, revision 4387

ChipsWiki / WikiChip contributors · third-party-report · source linked