MICROARCHITECTURE

Spring Hill

Intel microarchitectures spring hill
Identity & fabrication
Architecture name

Scope: architecture

Source date: 2020-03-26

Source-reported parameter; source revision 2020-03-26. Not an independent measurement.

Foundry

Scope: architecture

Source date: 2020-03-26

Source-reported parameter; source revision 2020-03-26. Not an independent measurement.

Introduction

Scope: architecture

Source date: 2020-03-26

Source-reported parameter; source revision 2020-03-26. Not an independent measurement.

Process

Scope: architecture

Source date: 2020-03-26

Source-reported parameter; source revision 2020-03-26. Not an independent measurement.

Architecture core count

Scope: architecture

Source date: 2020-03-26

Source-reported parameter; source revision 2020-03-26. Not an independent measurement.

Cache hierarchy
L3 cache

Scope: Slice

Source date: 2020-03-26

Source-reported parameter; source revision 2020-03-26. Not an independent measurement.

Additional specifications
Designer

Scope: architecture

Source date: 2020-03-26

Source-reported parameter; source revision 2020-03-26. Not an independent measurement.

Help document this silicon.

We have not yet identified a reliable public visual source for this record. Suggest a die photograph, package image, paper or manufacturer diagram.

Sources and historical context

Spring Hill — ChipsWiki, revision 3858

ChipsWiki / WikiChip contributors · third-party-report · source linked