MICROARCHITECTURE

Vanilla-5

Umich microarchitectures vanilla-5
Identity & fabrication
Architecture name

Scope: architecture

Source date: 2020-01-20

Source-reported parameter; source revision 2020-01-20. Not an independent measurement.

Foundry

Scope: architecture

Source date: 2020-01-20

Source-reported parameter; source revision 2020-01-20. Not an independent measurement.

Process

Scope: architecture

Source date: 2020-01-20

Source-reported parameter; source revision 2020-01-20. Not an independent measurement.

ISA

Scope: architecture

Source date: 2020-01-20

Source-reported parameter; source revision 2020-01-20. Not an independent measurement.

CPU & clock domains
CPU execution type

Scope: architecture

Source date: 2020-01-20

Source-reported parameter; source revision 2020-01-20. Not an independent measurement.

CPU pipeline stages

Scope: architecture

Source date: 2020-01-20

Source-reported parameter; source revision 2020-01-20. Not an independent measurement.

CPU decode width

Scope: architecture

Source date: 2020-01-20

Source-reported parameter; source revision 2020-01-20. Not an independent measurement.

Additional specifications
Designer

Scope: architecture

Source date: 2020-01-20

Source-reported parameter; source revision 2020-01-20. Not an independent measurement.

Help document this silicon.

We have not yet identified a reliable public visual source for this record. Suggest a die photograph, package image, paper or manufacturer diagram.

Sources and historical context

Vanilla-5 — ChipsWiki, revision 4623

ChipsWiki / WikiChip contributors · third-party-report · source linked