VLSI KoreaExplicit microarch infobox parameter; exact architecture identity match.
ChipsWiki / WikiChip contributors · EvidenceMICROARCHITECTURE
Exynos M3
Samsung microarchitectures m3
Specifications
15 SOURCE-LINKED FIELDS| Identity & fabrication | |
|---|---|
| Architecture name | Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2020-02-15 Source-reported parameter; source revision 2020-02-15. Not an independent measurement. |
| Foundry | Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2020-02-15 Source-reported parameter; source revision 2020-02-15. Not an independent measurement. |
| Introduction | Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2020-02-15 Source-reported parameter; source revision 2020-02-15. Not an independent measurement. |
| Process | Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2020-02-15 Source-reported parameter; source revision 2020-02-15. Not an independent measurement. |
| Architecture core count | Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2020-02-15 Source-reported parameter; source revision 2020-02-15. Not an independent measurement. |
| ISA | Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2020-02-15 Source-reported parameter; source revision 2020-02-15. Not an independent measurement. |
| Architecture predecessor | Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2020-02-15 Source-reported parameter; source revision 2020-02-15. Not an independent measurement. |
| Architecture successor | Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2020-02-15 Source-reported parameter; source revision 2020-02-15. Not an independent measurement. |
| CPU & clock domains | |
| CPU execution type | Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2020-02-15 Source-reported parameter; source revision 2020-02-15. Not an independent measurement. |
| CPU execution type | Published analysisChipsWiki / WikiChip contributors Scope: type 2 Source date: 2020-02-15 Source-reported parameter; source revision 2020-02-15. Not an independent measurement. |
| CPU pipeline stages | Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2020-02-15 Source-reported parameter; source revision 2020-02-15. Not an independent measurement. |
| CPU decode width | Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2020-02-15 Source-reported parameter; source revision 2020-02-15. Not an independent measurement. |
| Cache hierarchy | |
| L2 cache | Published analysisChipsWiki / WikiChip contributors Scope: core Source date: 2020-02-15 Source-reported parameter; source revision 2020-02-15. Not an independent measurement. |
| L3 cache | Published analysisChipsWiki / WikiChip contributors Scope: cluster Source date: 2020-02-15 Source-reported parameter; source revision 2020-02-15. Not an independent measurement. |
| Additional specifications | |
| Designer | Published analysisChipsWiki / WikiChip contributors Scope: architecture Source date: 2020-02-15 Source-reported parameter; source revision 2020-02-15. Not an independent measurement. |
THE VISUAL EVIDENCE
0 DOCUMENTED SOURCESVisual sources
Help document this silicon.
We have not yet identified a reliable public visual source for this record. Suggest a die photograph, package image, paper or manufacturer diagram.
Follow the connections
1 SOURCE-LINKED RELATIONSHIPSSources and historical context
Exynos M3 — ChipsWiki, revision 4302
ChipsWiki / WikiChip contributors · third-party-report · source linked