MICROARCHITECTURE

ARM3

Acorn microarchitectures arm3
Identity & fabrication
Architecture name

Scope: architecture

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

Foundry

Scope: architecture

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

Foundry

Scope: manufacturer 2

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

Introduction

Scope: architecture

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

Process

Scope: architecture

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

Architecture core count

Scope: architecture

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

ISA

Scope: architecture

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

Architecture predecessor

Scope: architecture

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

Architecture successor

Scope: architecture

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

Architecture successor

Scope: successor 2

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

CPU & clock domains
CPU execution type

Scope: architecture

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

CPU execution type

Scope: type 2

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

CPU pipeline stages

Scope: architecture

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

CPU decode width

Scope: architecture

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

Cache hierarchy
L1 cache

Scope: core

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

Additional specifications
Designer

Scope: architecture

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

Core name

Scope: architecture

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

Core name

Scope: core name 2

Source date: 2021-11-07

Source-reported parameter; source revision 2021-11-07. Not an independent measurement.

Help document this silicon.

We have not yet identified a reliable public visual source for this record. Suggest a die photograph, package image, paper or manufacturer diagram.

Sources and historical context

ARM3 — ChipsWiki, revision 1233

ChipsWiki / WikiChip contributors · third-party-report · source linked