Workload and traffic model
Build a traffic matrix across the documented CPU, graphics, AI and I/O engines. Model concurrent bursts, locality and worst-case response time at shared memory before choosing arbitration or buffering.
QUALCOMM / PRODUCT FAMILY
PC-class Snapdragon platform with 12-core Oryon CPU and 45 TOPS NPU.
Original source · Retrieved 2026-09-09
Chipwise / NanoPhysics · photographer · Included in this image
Image courtesy of Chipwise · Used with permission. Link the original Chipwise source page and retain its markings and credits. Permission reported by the Museum operator on 2026-09-09. Display resizing and format conversion only; no removal of annotations or watermarks. No onward redistribution or comparison-export licence is granted by the Museum.
Snapdragon X Elite. See source caption; no chip layer inferred beyond source evidence
Source photography; preparation and visible markings are preserved. This photograph supplies no independently verified geometric measurements.
| CPU & clock domains | |
|---|---|
| CPU | Manufacturer / primary sourceQualcomm Scope: product-family |
| CPU peak frequency | Manufacturer / primary sourceQualcomm Scope: product-family Multi-core peak depends on SKU; the original platform brief separately lists dual-core boost up to 4.3 GHz. |
| Graphics | |
| GPU | Manufacturer / primary sourceQualcomm Scope: product-family |
| AI & security | |
| NPU | Manufacturer / primary sourceQualcomm Scope: product-family |
| Memory & interfaces | |
| Memory | Manufacturer / primary sourceQualcomm Scope: product-family |
| Connectivity & devices | |
| Modem option | Manufacturer / primary sourceQualcomm Scope: product-family |
Start with documented specifications, then use the study prompts below. The prompts are engineering guidance, not a claim about this product’s private RTL or physical implementation.
Build a traffic matrix across the documented CPU, graphics, AI and I/O engines. Model concurrent bursts, locality and worst-case response time at shared memory before choosing arbitration or buffering.
Choose a representative producer/consumer path and specify acceptance, ordering, backpressure, outstanding capacity and reset recovery. Turn these contracts into assertions and test scenarios before optimizing the datapath.
Obtain macro abstracts, pin maps, timing libraries and activity-based power estimates. Explore macro proximity, routing channels and power-grid reachability together. An annotated die photograph can suggest study questions, but cannot supply a netlist, PDK or signoff constraints.
PC-class Snapdragon platform with 12-core Oryon CPU and 45 TOPS NPU.
This record has identification and source evidence. A deeper architectural article has not yet been written. Visible patterns alone do not establish block functions, capacity or an internal protocol.
Chipwise / NanoPhysics
Snapdragon X Elite. See source caption; no chip layer inferred beyond source evidence
View original die photoAccess to a source does not grant permission to reproduce its images.
Chipwise / NanoPhysics
Snapdragon X Elite. See source caption; no chip layer inferred beyond source evidence
View original die photoAccess to a source does not grant permission to reproduce its images.
Snapdragon X Elite Platform ↗ · Qualcomm
Snapdragon X Elite — Chipwise image source ↗ · Chipwise / NanoPhysics